188宝金博页面版

  • 图案背景
  • 纯色背景
视图
标记
批注
批注本地保存成功,开通会员云端永久保存 去开通
9764258

上传于:2014-12-31

粉丝量:0

该文档贡献者很忙,什么也没留下。


  • 相关
  • 目录
  • 笔记
  • 书签

188宝金博页面版:更多相关文档

  • 小尺寸器件栅隧穿电流预测模型

    星级: 5 页

  • 小尺寸器件栅隧穿电流预测模型

    星级: 5 页

  • 小尺寸器件栅隧穿电流预测模型

    星级: 6 页

  • 小尺寸器件栅隧穿电流预测模型

    星级: 5 页

  • 小尺寸应变Si MOSFET栅隧穿电流预测模型

    星级: 7 页

  • [精品]小尺寸应变Si MOSFET栅隧穿电流预测模型

    星级: 7 页

  • 按比例缩小器件栅隧穿电流分析模型

    星级: 6 页

  • 【-精品】-按比例缩小器件栅隧穿电流分析模型

    星级: 5 页

  • 深亚微米MOS器件中栅介质层的直接隧穿电流

    星级: 6 页

  • 小尺寸高k栅介质MOS器件栅极漏电特性研究论文

    星级: 59 页

  • 小尺寸高k栅介质MOS器件栅极漏电特性他研究

    星级: 60 页

  • 槽栅结构对小尺寸MOS器件特性的影响

    星级: 5 页

  • 小尺寸高K栅介质MOS器件栅极漏电特性研究

    星级: 58 页

  • 槽栅结构对小尺寸MOS器件特性的影响

    星级: 4 页

  • 小尺寸高k栅介质MOS器件栅极漏电特性研究

    星级: 58 页

暂无目录

点击鼠标右键菜单,创建目录

暂无笔记

选择文本,点击鼠标右键菜单,添加笔记

暂无书签

在左侧文档中,点击鼠标右键,添加书签

188宝金博页面版: 小尺寸器件栅隧穿电流预测模型

下载积分: 1100

内容提示: 40 2011 23 Vol.40 No.2 Journal of University of Electronic Science and Technology of China Mar. 2011 1,211 (1. 710071; 2. 154007) MOSHSPICEMOSBSIM 4 TN386.1 A doi:10.3969/j.issn.1001-0548.2011.02.031 Gate Tunneling Current Predicting Model for Scaled Devices WU Tie-feng1,2, ZHANG He-ming1, and HU Hui-yong1 (1. Key Laboratory of Wide Band-Gap Semiconductor Materials ...

文档格式:PDF | 页数:5 | 浏览次数:11 | 上传日期:2014-12-31 21:50:38 | 文档星级:
40 2011 23 Vol.40 No.2 Journal of University of Electronic Science and Technology of China Mar. 2011 1,211 (1. 710071; 2. 154007) MOSHSPICEMOSBSIM 4 TN386.1 A doi:10.3969/j.issn.1001-0548.2011.02.031 Gate Tunneling Current Predicting Model for Scaled Devices WU Tie-feng1,2, ZHANG He-ming1, and HU Hui-yong1 (1. Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices, Xidian University Xi’an 710071; 2. School of Information & Electronic Technology, Jiamusi University Jiamusi 154007) Abstract With the scaling of MOS devices, gate tunneling current increases significantly due to thinner gate oxides, and static characteristics of devices and circuit are severely affected by the presence of gate tunneling currents. In this paper, a novel gate tunneling current predicting model using integral means is presented for ultra-thin gate oxide MOS devices that tunneling current changes with gate-oxide thickness. To analyze quantitatively the behaviors of scaled MOS devices in the effects of gate tunneling current and predict the trends, the characteristics of MOS devices are studied in detail using H-Simulation program with integrated circuit emphasis (HSPICE) simulator. The simulation results in BSIM 4 model well agree with the model proposed. The theory and experiment data are contributed to the VLSI circuit design in the future. Key words device simulation; gate tunneling current model; gate oxides; integral means; scaled device 2009 10 21; 2010 06 18 (1974 ). MOS[1][2]ITRS100 nsMOS1.4 ns[3-4]MOS[5]MOS[6-7]PMOSFET[8-9] MOSNMOSFETPMOSFETITRS(internation technology roadmap for semiconductors)MOS0.71.3 nm4090 nmI-VMOS()

188宝金博页面版:关注我们

  • 新浪微博

关注188宝金博页面版公众号

188宝金博页面版
阅读
APP
阅读
返回
顶部
188宝金博页面版官网登录在线平台入口(2026已更新)—江苏协昌电子科技股份有限公司